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Abstract
Deep learning as a means to inferencing has proliferated thanks to its versatility
and ability to approach or exceed human-level accuracy. These computational
models have seemingly insatiable appetites for computational resources not only
while training, but also when deployed at scales ranging from data centers all
the way down to embedded devices. As such, increasing consideration is being
made to maximize the computational efficiency given limited hardware and energy
resources and, as a result, inferencing with reduced precision has emerged as a
viable alternative to the IEEE 754 Standard for Floating-Point Arithmetic. We
propose a quantization scheme that allows inferencing to be carried out using arith-
metic that is fundamentally more efficient when compared to even half-precision
floating-point. Our quantization procedure is significant in that we determine our
quantization scheme parameters by calibrating against its reference floating-point
model using a single inference batch rather than (re)training and achieve end-to-end
post quantization accuracies comparable to the reference model.
1 Introduction
Current state-of-the-art convolutional neural networks (CNNs) might trace their roots back to LeNet-5
digit recognition [20] and CIFAR-10 classification [18], but have long since evolved into behemoths
orders of magnitude wider and deeper as exemplified by VGG [22], with complex branching first
popularized by grouped convolution layers in AlexNet [19], inception layers in GoogLeNet [23], and
residual layers in ResNet [12]. However, the competition to improve accuracies has led to diminishing
returns both in terms of training and inferencing. Therefore, networks such as SqueezeNet [16] and
MobileNet [15] were consciously crafted to strike a fine balance between inference accuracies and
compute and storage footprints.
Training and inferencing of CNNs were once markets exclusively owned by CPUs thanks to their
ubiquity and ease of programming, but then GPUs exploded into the training market with the
advent of NVIDIA’s CUDA, Khronos’ OpenCL, and AMD’s HIP combined with their plethora of
∗
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single-precision floating-point units. As network sizes increased the significance of a network’s
target data type on its compute and storage requirements started gaining increasing attention due
to the fundamental energy and space costs to perform arithmetic operations and execute load/store
operations between various levels of memory caches [14, 6]. For example, 32-bit integer additions
cost about 4x more energy to perform compared to 8-bit integers, multiplications cost about 16x more
energy, and load/stores cost about 4x or more energy depending on changes in cache locality.
The expense of these operations launched a hardware arms race to accelerate reduced-precision
arithmetic as a means to scale out for data centers and down for embedded devices beginning with
fixed-point data types and then continuing to floating-point data types, for which FPGAs with their
reprogrammable logic can be reconfigured with custom circuit designs optimized for target reduced-
precision arithmetic while fixed instruction set architectures such as CPUs and GPUs would have to
emulate reduced-precision arithmetic not yet hardened.
The remainder of this paper is structured as follows: Section 2 presents our quantization scheme,
Section 3 explains our quantization procedure, Section 4 details our experiments, and Section 5
concludes with a discussion on the significance of our findings.
2 Quantization Scheme
An ideal quantization scheme for CNNs is one whose basic arithmetic operations, i.e., multiplication
and addition, are widely available in hardware for at least some common quantization scheme
parameters and has relatively little overhead when executing convolution layers. In this section we
introduce our dynamic floating-point data types and some advanced operations specific to CNNs that
we refer back to in later sections.
2.1 Data Type
The suitability of a quantization scheme is often first judged based on its range and precision most
commonly centered about zero as a proxy to an error tolerance for a target CNN’s real-valued
numerical ranges, which may vary widely even between adjacent layers. To strike such balance
between range and precision, our quantization procedure supports any numerical format that can be
expressed as α× β according to the following dynamic floating-point format:
scale︸︷︷︸
α – real value, e.g., IEEE 754 floating-point value
× 2exponent × signed integer︸ ︷︷ ︸
β – reduced-precision floating-point value
. (1)
More specifically, β—defined by quantization parameters n and p that respectively represent its
bitwidth and number of significand bits thereof, and variable bits bn−1, . . . , b1, b0—is represented by
sign and magnitude as
β =

(−1)bn−1 ×
p−1∑
i=0
(
bi × 2i
)
if eˆ = 0
2eˆ−1 × (−1)bn−1 ×
(
2p +
p−1∑
i=0
(
bi × 2i
))
if eˆ > 0,
(2)
or by two’s complement as
β =

−bn−1 ×
p+1∑
i=p
(
2i
)
+
p−1∑
i=0
(
bi × 2i
)
if eˆ = 0
2eˆ−1 ×
−bn−1 × p+1∑
i=p
(
2i
)
+ 2p +
p−1∑
i=0
(
bi × 2i
) if eˆ > 0, (3)
where for both representations
eˆ =

0 if p = n− 1
n−2∑
i=p
(
bi × 2i−p
)
if p < n− 1. (4)
2
With Equations 1, 2, and 4 now being defined, the relationship between range and precision may be
more readily understood from the examples depicted in Figure 1. In fact, our dynamic floating-point
quantization scheme is the floating-point analogue to the dynamic fixed-point quantization scheme
[3], and a generalization and extension of the IEEE 754 Standard for Floating-Point Arithmetic [1],
including default support for subnormal values, i.e., eˆ = 0 and β 6= 0, in addition to normalized
values, but with the default option to extend numeric values in place of infinity and NaN (quiet or
signaling).
fp4, p = 1 with infs/nans
fp4, p = 2 with infs/nans
fp4, p = 1 without subnormals
fp4, p = 2 without subnormals
fp4, p = 1
fp4, p = 2
int4
-16-12 -8 -4  0  4  8  12  16
Real Values
int
fp normals
fp subnormals
fp infs/nans
Figure 1: Example quantization schemes normalized to the same range
As highlighted by the normalization in Figure 1, it is often more natural to frame the quantization
scheme in terms of a threshold γ using the simple conversion γ = α× βmax, or more explicitly
βmax ≤
{
2n−1 − 1 if p = n− 1
22
n−p−1−2 × (2p+1 − 1) if p < n− 1, (5)
where equality comes from using the full range by excluding Infs/NaNs. In other words, scale
α represents the smallest positive subnormal value if subnormals were included, and threshold γ
represents the largest positive value allowed in the quantization scheme.
2.2 Operations
Basic arithmetic operations, that is binary operations between dynamic floating-point data types,
are just simple cases of more advanced operations found in CNNs. In this section we define two
advanced operations that in turn also define binary multiplication and addition.
If given dynamic floating-point numbers xi = αx × βxi and yi = αy × βyi such that nx = nxi ,
ny = nyi , px = pxi , and py = pyi for all i, then the multiplication and accumulation found in
convolution and inner product layers is expressed as follows:
z = αz × βz =
N−1∑
i=0
(xi × yi) = αz × αx × αy
αz
×
N−1∑
i=0
(βxi × βyi) . (6)
Now suppose that [ax, bx] and [ay, by] are ranges with the smallest upper-bounds such that they
contain every βxi and βyi , respectively, where bx ≥ 1, by ≥ 1, ax = −bx − x, ay = −by − y,
and x, y ∈ Z≥0. Without loss of generality let ay × bx ≤ ax × by, and since by construction
ax × ay ≥ bx × by , then
N−1∑
i=0
(βxi × βyi) ∈ [N × ay × bx, N × ax × ay] . (7)
3
We can compute the sum of products above using a q-bit two’s complement signed-integer accumulator
without loss of accuracy so long as −2q−1 ≤ N × ay × bx and N × ax × ay ≤ 2q−1 − 1. Therefore
the smallest q is
q = dlog2 (N × (bx + x)× (by + x) + 1) + 1e (8)
and the largest N is
N =
⌊(
2q−1 − 1) / ((bx + x)× (by + y))⌋ , (9)
which generalizes a previous fixed-point analysis [7], and indicates that we should require x = 0 and
y = 0 by always clamping IEEE floating-point values to [−γ, γ] and reduced-precision floating-point
values to [−βmax, βmax].
Next, if given dynamic floating-point numbers xi = αxi × βxi such that nx = nxi and px = pxi for
all i, then the addition found in eltwise addition layers is expressed as follows:
z = αz × βz =
N−1∑
i=0
xi = αz ×
N−1∑
i=0
(
αxi
αz
× βxi
)
. (10)
Now suppose that [ax, bx] is a range with the smallest upper-bound such that it contains every βxi ,
where bx ≥ 1, ax = −bx − x, x ∈ Z≥0, and αxi ≤ αz , then
N−1∑
i=0
xi ∈ [N × ax, N × bx] . (11)
We can compute the sum above using a q-bit two’s complement signed-integer accumulator without
loss of accuracy so long as −2q−1 ≤ N × ax and N × bx ≤ 2q−1 − 1. Therefore the smallest q is
q =
{dlog2 (N × bx + 1) + 1e if x = 0
dlog2 (N × bx +N × x) + 1e if x ≥ 1
(12)
and the largest N is
N =
{⌊(
2q−1 − 1) /bx⌋ if x = 0⌊
2q−1/ (bx + x)
⌋
if x ≥ 1,
(13)
which further supports our decision to require x = 0.
3 Quantization Procedure
An ideal quantization procedure for CNNs is one that with little effort can be made backwards
compatible with existing hardware and software. Additionally, it is preferential to be able to reuse
existing models to save the time of training from scratch, as featured in Ristretto [10, 11] and
Google’s TensorFlow [17]. In fact, one would rather not retrain as even that can be time consuming
or require the entire labeled data set which may not be available. Another method found in Google’s
TensorFlow determines some 8-bit fixed-point quantization parameters online for each batch during
inferencing [8], though it does have hooks to save and load these parameters offline. Elsewhere,
NVIDIA’s TensorRT determines 8-bit fixed-point quantization parameters offline by inferencing with
an unlabeled calibration set and at each layer analyzing the difference between the reference floating-
point and fixed-point probability distribution functions [21]. Our method supports any dynamic
floating-point scheme and a unified offline/online quantization flow with additional enhancements we
found necessary for end-to-end post quantization accuracies. In order to limit the scope of this paper,
we present our quantization procedure as it pertains to offline quantization.
In our method an IEEE 754 floating-point value in a tensor is converted to its reduced-precision
floating-point value β by first clamping the IEEE 754 floating-point value to a strictly symmetric
threshold range [−γ, γ]. The threshold value γ may be directly chosen from some statistical analysis
of the aforementioned tensor such as a percentile or number of standard deviations, or from similar
analyses of historically comparable tensors as shown in Algorithm 1 using a weighted average of
over a dozen measures [4], though others have used just the Kullback-Leibler-I with reported success
[21]. Next, the clamped value is divided by its scale α, then the result proceeds through several more
steps in order to round to the desired β. A reduced-precision floating-point value β is converted to an
IEEE 754 floating-point value by simply multiplying through by its scale α.
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Algorithm 1 Thresholding dynamic floating-point values
1: function THRESHOLD(x, n, p)
2: pdf, bin_edges← hist(abs(x)); cdf ← cumsum(pdf)
3: δ ←∞; γ ← bin_edges[−1]
4: for i← pow(2, n− 1) + 1, len(bin_edges)− 1 do
5: r ← cdf ; r[i− 1 :]← 1
6: r_interp← interp(fpspace(0., 1., n, p), linspace(0., 1., i), r[: i])
7: q_interp← interp(linspace(0., 1., i), fpspace(0., 1., n, p), r_interp)
8: q ← r; q[: i]← q_interp
9: δtmp ← measure(cdf, q); γtmp ← bin_edges[i])
10: if δ > δtmp then
11: δ ← δtmp; γ ← γtmp
12: end if
13: end for
14: return γ, δ
15: end function
We begin our quantization procedure with a few preprocessing steps to prepare the network. Where
possible we merge adjacent fork/join memory operations, e.g., multiple concat layers may be
combined into a single concat layer. Likewise, any adjacent layers that are linear operations, e.g.,
batchnorm, scale, bias, convolution, and inner product layers, are combined into either a convolution
or inner product layer. If an adjacent convolution or inner product layer does not exist, an identity
convolution or inner product layer is created and inserted accordingly. Splicing in identity operations
such as the aforementioned layers is a technique we heavily use to give us the ability to explicitly
downscale reduced-precision floating-point values during end-to-end post quantization execution by
factors we empirically find during the remainder of our quantization procedure to be on the interval
(0, 1]. Where these factors are determined to be unity, i.e., remain identity operations, then those
layers are spliced back out. We apply this technique on edges directly connecting fork layers to join
layers, and before join layers that directly, or indirectly, could not otherwise be explicitly downscaled,
e.g., a maxpool layer following an eltwise layer.
Once the preprocessing steps are complete we iterate through the network quantizing weights with
threshold values equal to the maximum absolute value per respective output channel. Meanwhile,
threshold values for activations are measured in a bootstrap quantization fashion instead of a divide
and conquer approach. Note that the choice of thresholds for biases may either be a function
of input thresholds and weight thresholds or output thresholds depending on the target hardware
implementation. Furthermore, the determination of threshold values for activations is delayed as long
as possible so as to not prematurely drop least significant bits causing irreversible loss of information.
For example, the threshold of a convolution layer–as specified by its associated scaling factor in
Equation 6–followed by a ReLU layer is not determined until after the ReLU layer. In particular,
this lazy thresholding is necessary to match the scaling factors associated with each input to joining
layers such as concat and eltwise layers as indicated in Equation 10.
4 Experiments
We conducted three sets of dynamic floating-point quantization experiments that each target a variety
of modern network features, mainly inception layers, residual layers, and grouped convolution
layers in GoogLeNet v1 [23, 9], ResNet-50 [12, 13], and MobileNet v1 [15, 24], which we will
henceforth simply refer to as GoogLeNet, ResNet, and MobileNet, respectively. Each of these models
were trained by their authors on the ImageNet data set using single-precision floating-point. We
chose GoogLeNet and ResNet as they represent networks typically deployed in data centers, and
MobileNet because it is more indicative of networks designed for embedded devices. For each set of
experiments we performed our quantization procedure for a calibration set chosen randomly without
replacement from the training images and then measured the Top-1 inference accuracies for each
set of experiments against 1600 validation images. Throughout the three sets of experiments we
also varied the calibration set size between between 8, 32, and 128 to measure its relative effect on
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accuracies. Finally, unless otherwise mentioned, we include subnormals but exclude Infs/NaNs from
our quantization scheme.
4.1 Subnormals and Infs/NaNs
The first set of experiments measure the effect of excluding subnormals or including Infs/NaNs since
both reduce the numeric values representable by our quantization scheme, see Figures 2, 3, and
4. Here we use the same quantization scheme for weights as we do for activations. For the same
bitwidth, Figure 3 shows no discernible difference in accuracies compared to Figure 2, while Figure 4
exhibits a significant drop in accuracies with fewer than 3 exponent bits. In fact, in each experiment
there is no significant improvement in accuracies with more than 3 exponent bits. Finally, compared
to results for a single exponent bit in Figure 2, which are by definition dynamic fixed-point schemes,
there is between a 1–30% improvement in accuracies when using dynamic floating-point schemes of
the same bitwidth and 3 exponent bits. This improvement is more pronounced in MobileNet, less so
in ResNet, negligible in GoogLeNet, and generally more significant for smaller bitwidths.
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(c) MobileNet
Figure 2: With subnormals but without Infs/NaNs, calibrated against 128 training images
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(b) ResNet
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(c) MobileNet
Figure 3: With subnormals and Infs/NaNs, calibrated against 8 training images
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(c) MobileNet
Figure 4: Without subnormals or Infs/NaNs, calibrated against 8 training images
4.2 Activations and Weights
The second set of experiments measure the effect of trading exponent bits for significand bits on the
activations and weights for n = 8, see Figure 5. When testing the response for activations we set
p = 4 for the weights, and when testing the response for weights we set p = 4 for the activations.
From Figure 5 we see that activations and weights both need at least a few significand bits, but
beyond that there is no significant difference in accuracies between activations and weights or more
significand bits.
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(c) MobileNet
Figure 5: Activations and weights based on n = 8, p = 4, calibrated against 32 training images
4.3 Exponent and Significand Bits
The third and final set of experiments measure the effect of reducing the bitwidth of the weights at
the cost of either exponent bits or significand bits all while setting n = 8 and p = 4 for activations,
see Figure 6. When testing the response on weights for exponent bits we start with n = 8 and p = 4
and decrement n by one until n = 6 all while keeping p = 4. Similarly, when testing the response on
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weights for significands bits we start with n = 8 and p = 4 and decrement both n and p by one until
p = 0. In Figure 6 it appears that weights for GoogLeNet and ResNet can scale down from 8 bits to
only 5 bits without significant loss in accuracies, but for MobileNet weights can only scale down to 7
bits before loss in accuracies become prohibitive. Furthermore, weights appear less sensitive to the
exact allocation of exponent bits versus significand bits, but instead respond to the bitwidth itself.
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Figure 6: Exponent and significand bits based on n = 8, p = 4, calibrated against 8 training images
5 Discussion
Our dynamic floating-point quantization scheme and procedure yields end-to-end post quantization
inference accuracies similar if not indistinguishable to reference single-precision floating-point
models by calibrating against a single inference batch, all while shrinking hardware and energy costs
by 4x or more by replacing 32-bit operations with reduced-precision operations of 8-bits or fewer.
In particular, we achieve 100% normalized top-1 accuracies for GoogLeNet for fp8 through fp6,
whereas Intel recently reported slightly exceeding 60% for fp8 [2]. Furthermore, we found that for
fp8 the best accuracies were obtained using p = 4 or p = 3. Our method allows Xilinx FPGA users
to create custom circuit designs for various n, p quantization parameters and reconfigure their FPGAs
to match each target network’s optimal parameters. In fact, our results show that one can achieve
accurate inference results with as few as 3 exponent bits and that 4 exponent bits is generally no better
than 3 exponent bits, which would seem to contradict a prevailing belief popularized by NVIDIA that
"fp16 is great, what’s actually even better than fp16 is truncated fp32" [5]. Nevertheless, cost savings
are even available for a variety of existing hardware by increasing the effective bandwidth, reducing
the effective on- and off-chip storage, even reducing the effective toggle rate by using p = 6, a.k.a.
int8, or p = 2, a.k.a. truncated half-precision floating-point that can be casted on-the-fly to and from
full half-precision floating-point to perform arithmetic operations, albeit both at the potential cost of
inference accuracies. We also demonstrated that for some networks fp7 and fp6 are viable alternatives
to fp8 with p = 3 and achieved inference accuracies superior to their dynamic fixed-point scheme
analogues, which can only be explained by the greater range and increased precision about zero
provided by our dynamic floating-point scheme. Thus for the densest compute platform developers
may reconfigure a Xilinx FPGA for a particular n, p configuration that meets their inference accuracy
requirements. Since we’re not (re)training here, our dynamic floating-point quantization scheme
and procedure can be thought of as an offline network compression with as few as eight calibration
images, which could even potentially be substituted with artificial images obtained by playing the
network in reverse. Finally, we’re confident that we could scale down even further if allowed to
re(train) with quantization-in-the-loop (QIL) like [11] given that our accuracies are just as good or
better using only a small calibration set.
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